₵ 24
#15

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of   Ryan N. RAKVIC et al.

Group Art Unit: 2188

Application No.:   09/891,523

Examiner: Midys INOA

Filed: June 27, 2001

Docket No.:   02207/1123601

For: Parallel Cachelets

RECEIVED
APR 0 2 2004
Technology Center 2100

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Pursuant to 37 CFR § 1.56, the attention of the Patent and Trademark Office is hereby directed to the reference(s) listed on the attached PTO-1449. Unless otherwise indicated herein, one copy of each reference is attached. It is respectfully requested that the information be expressly considered during the prosecution of this application, and that the reference(s) be made of record therein and appear among the "References Cited" on any patent to issue therefrom. The filing of this Information Disclosure Statement and the enclosed PTO Form No. 1449, shall not be construed as an admission that the information cited is prior art, or is considered to be material to patentability as defined in 37 C.F.R. § 1.56(b). The paragraphs marked below are applicable. It is believed that no fees other than those indicated below are due, but authorization is hereby given to charge any additional fees due, or to credit any overpayment, to deposit account 11-0600.

☐   2.   This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a final action, Notice of Allowance, or any action that otherwise closes prosecution.

1

■ c. Please debit Deposit Account No. 11-0600 in the amount of $180.00 in payment of the fee under 37 CFR §1.17(p) to ensure consideration of the disclosed information. Two duplicate copies of this paper are attached. 37 CFR §1.97(c)(2).

Respectfully submitted,

KENYON & KENYON

Date: 3/31/04

Robert L. Hails, Jr.
Registration No. 39,702

Kenyon & Kenyon & Kenyon
1500 K Street, N.W.
Washington, D.C. 20005
Telephone: (202) 220-4200
Facsimile: (202) 220-4201

Substitute for form 1449A/PTO	MAR 3 1 2004		Complete if Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT			Application Number	09/891,523
			Filing Date	June 27, 2001
			First Named Inventor	Ryan N. RAKVIC et al.
			Art Unit	2188
(Use as many sheets as necessary)			Examiner Name	Midys INOA
Sheet	1	of 2	Attorney Docket Number	02207/1123601

U.S. PATENT DOCUMENTS

Examiner Initials *	Cite No.[1]	Document Number Number - Kind Code[2] *(if known)*	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
	1	4,905,141	02/27/1990	Brenza	
	2	5,381,533	01/10/1995	Peleg et al.	
	3	5,796,978	08/18/1998	Yoshioka et al.	
	4	6,128,704	10/03/2000	Jun	
	5	6,167,510	12/26/2000	Tran	
	6	6,327,643 B1	12/04/2001	Egan	
	7	6,349,364 B1	02/19/2002	Kai et al.	
	8	6,549,987 B1	04/15/2003	Rappoport et al.	**RECEIVED**
		US-			
		US-			**APR 0 2 2004**
		US-			
		US-			**Technology Center 2100**
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			
		US-			

FOREIGN PATENT DOCUMENTS

Examiner Initials*	Cite No.[1]	Foreign Patent Document Country Code[3] - Number[4] - Kind Code[5] *(if known)*	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T[6]

Examiner Signature		Date Considered	

Substitute for form 1449B/PTO	**Complete if Known**	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT *(Use as many sheets as necessary)*	Application Number	09/891,523
	Filing Date	June 27, 2001
	First Named Inventor	Ryan N. RAKVIC et al.
	Art Unit	2188
	Examiner Name	Midys INOA
Sheet | 2 | of | 2	Attorney Docket Number	02207/1123601

RECEIVED
APR 0 2 2004
Technology Center 2100

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials *	Cite No.[1]	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T[2]
	9	BLACK et al, "The Block-Based Trace Cache", Proceedings of The 26th Int'l. Symposium on Computer Architecture, pp. 196-207, May 2-4, 1999, Atlanta, Georgia	
	10	CONTE et al, "Optimization of Instruction Fetch Mechanisms for High Issue Rates", Proceedings of the 22nd Annual Int'l Symposium on Computer Architecture, pp. 333-344, June 22-24, 1995, Santa Margherita Ligure, Italy	
	11	DUTTA et al, "Control Flow Prediction with Tree-Like Subgraphs for Superscalar Processors", Proceedings of The 28th Int'l. Symposium on Microarchitecture, pp. 258-263, Nov. 29 - Dec. 1, 1995, Ann Arbor, Michigan	
	12	FRIENDLY et al, "Alternative Fetch and Issue Policies for the Trace Cache Fetch Mechanism", Proceedings of The 30[th] Annual IEEE/ACM Int'l Symposium on Microarchitecture, pp. 24-33, Dec. 1-3, 1997, Research Triangle Park, North Carolina	
	13	INTRATER et al, "Performance Evaluation of a Decoded Instruction Cache for Variable Instruction-Length Computers", Proceedings of the 19[th] Annual Int'l Symposium on Computer Architecture, pp. 106-113, May 19-21, 1992, Gold Coast, Australia	
	14	JACOBSON et al, "Path-Based Next Trace Prediction", Proceedings of the 30[th] Annual Int'l Symposium on Microarchitecture, pp. 14-23, December 1-3, 1997, Research Triangle Park, North Carolina	
	15	MCFARLING, SCOTT, "Combining Branch Predictors", June, 1993, WRL Technical Note TN-36, Digital Western Research Laboratory, pp. i-25, Palo Alto, California	
	16	MICHAUD et al, "Exploring Instruction-Fetch Bandwidth Requirement in Wide-Issue Superscalar Processors", Proceedings of the 1999 Int'l Conference on Parallel Architectures and Compilation Techniques, pp. 2-10, October 12-16, 1999, Newport Beach, California	
	17	PATEL et al, "Improving Trace Cache Effectiveness with Branch Promotion and Trace Packing", Proceedings of The 25[th] Annual Int'l Symposium on Computer Architecture, pp. 262-271, June 27 – July 1, 1998, Barcelona, Spain	
	18	REINMAN et al, "A Scalable Front-End Architecture for Fast Instruction Delivery", Proceedings of the 26[th] Int'l Symposium on Computer Architecture, pp. 234-245, May 2-4, 1999, Atlanta, Georgia	
	19	ROTENBERG et al, " Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching", Proceedings of the 29[th] Annual IEEE/ACM Int'l Symposium on Microarchitecture, MICRO-29, pp. 24-34, December 2-4, 1996, Paris, France	
	20	SEZNEC et al, "Multiple-Block Ahead Branch Predictors", Proceedings of the 7[th] Int'l Conference on Architectural Support for Programming Languages and Operating Systems, pp. 116-127, October 1-4, 1996, Cambridge, USA	
	21	YEH et al, "Increasing the Instruction Fetch Rate via Multiple Branch Prediction and A Branch Address Cache", Proceedings of the 7[th] Int'l Conference on Supercomputing, pp. 67-76, July 1993, Ann Arbor, Michigan	

Examiner Signature		Date Considered	